

# **A Low-Voltage MOS Cascode Bias Circuit for All Current Levels**

Bradley A. Minch

Mixed Analog-Digital VLSI Circuits and Systems Lab

Cornell University



Ithaca, NY 14853–5401

[minch@ece.cornell.edu](mailto:minch@ece.cornell.edu)

May 28, 2002





## Low-Voltage Cascodes



- Cascodes are alive and well, but we must bias them properly for low-voltage operation.

## Low-Voltage Cascodes



- Cascodes are alive and well, but we must bias them properly for low-voltage operation.
- How can we generate  $V_{cn}$  and  $V_{cp}$  without consuming too much headroom?

## Simple EKV MOS Transistor Model

- We model the channel current of an  $n$ MOS transistor as the difference between a *forward* current and a *reverse* current,

$$I = I_F - I_R,$$

whose values are given by

$$I_{F(R)} = \frac{W}{L} I_s \log^2 \left( 1 + e^{(\kappa(V_G - V_{T0}) - V_{S(D)})/2U_T} \right),$$

where


$$U_T \equiv \frac{kT}{q}, \quad I_s \equiv \frac{2\mu C_{ox} U_T^2}{\kappa}, \quad \text{and} \quad \kappa \equiv \frac{C_{ox}}{C_{ox} + C_{dep}}.$$

- Note that  $\kappa \equiv 1/n$  and that  $I_s$  is approximately twice the threshold current of a square transistor.

## Simple EKV MOS Transistor Model

- The model covers all regions of MOS transistor operation and is continuous and smooth.
- The expression reduces asymptotically to an exponential in weak inversion and a quadratic in strong inversion, given by

$$I_{F(R)} \approx \begin{cases} \frac{W}{L} I_s e^{(\kappa(V_G - V_{T0}) - V_{S(D)})/U_T}, & V_G < V_{T0} + \frac{V_{S(D)}}{\kappa} \\ \frac{W}{L} \cdot \frac{\mu C_{ox}}{2\kappa} (\kappa(V_G - V_{T0}) - V_{S(D)})^2, & V_G > V_{T0} + \frac{V_{S(D)}}{\kappa} \end{cases}$$



---

## Simple EKV MOS Transistor Model

- Note that  $I_F$  only depends on  $V_G$  and  $V_S$  and that  $I_R$  only depends on  $V_G$  and  $V_D$ .

## Simple EKV MOS Transistor Model

- Note that  $I_F$  only depends on  $V_G$  and  $V_S$  and that  $I_R$  only depends on  $V_G$  and  $V_D$ .
- If  $I_F \gg I_R$ , then  $I \approx I_F$  and is nearly independent of  $V_D$ , which corresponds qualitatively to the *saturation* region of operation.

## Simple EKV MOS Transistor Model

- Note that  $I_F$  only depends on  $V_G$  and  $V_S$  and that  $I_R$  only depends on  $V_G$  and  $V_D$ .
- If  $I_F \gg I_R$ , then  $I \approx I_F$  and is nearly independent of  $V_D$ , which corresponds qualitatively to the *saturation* region of operation.
- If  $I_F \approx I_R$ , then  $I$  depends on both  $V_S$  and  $V_D$  in a symmetric manner, which corresponds qualitatively to the *ohmic* region of operation.



## Simple EKV MOS Transistor Model

- Note that  $I_F$  only depends on  $V_G$  and  $V_S$  and that  $I_R$  only depends on  $V_G$  and  $V_D$ .
- If  $I_F \gg I_R$ , then  $I \approx I_F$  and is nearly independent of  $V_D$ , which corresponds qualitatively to the *saturation* region of operation.
- If  $I_F \approx I_R$ , then  $I$  depends on both  $V_S$  and  $V_D$  in a symmetric manner, which corresponds qualitatively to the *ohmic* region of operation.
- We define the onset of saturation operationally in terms of an arbitrary parameter,  $A \gg 1$ : We say that an MOS transistor is saturated if and only if  $I_F/I_R \geq A$ .

## Simple EKV MOS Transistor Model

- Note that  $I_F$  only depends on  $V_G$  and  $V_S$  and that  $I_R$  only depends on  $V_G$  and  $V_D$ .
- If  $I_F \gg I_R$ , then  $I \approx I_F$  and is nearly independent of  $V_D$ , which corresponds qualitatively to the *saturation* region of operation.
- If  $I_F \approx I_R$ , then  $I$  depends on both  $V_S$  and  $V_D$  in a symmetric manner, which corresponds qualitatively to the *ohmic* region of operation.
- We define the onset of saturation operationally in terms of an arbitrary parameter,  $A \gg 1$ : We say that an MOS transistor is saturated if and only if  $I_F/I_R \geq A$ .
- To find an explicit expression for  $V_{DSsat}$ , we write that



$$A = \frac{I_F}{I_R} = \frac{\log^2 \left( 1 + e^{(\kappa(V_G - V_{T0}) - V_S)/2U_T} \right)}{\log^2 \left( 1 + e^{(\kappa(V_G - V_{T0}) - V_S - V_{DSsat})/2U_T} \right)}.$$

## Simple EKV MOS Transistor Model

- Solving for  $V_{DSsat}$ , we find that

$$\begin{aligned}
 V_{DSsat} &= \kappa (V_G - V_{T0}) - V_S - 2U_T \log \left( \left(1 + e^{(\kappa(V_G - V_{T0}) - V_S)/2U_T}\right)^{1/\sqrt{A}} - 1 \right) \\
 &= 2U_T \log \left( \frac{e^{\sqrt{I_F/(W/L)I_s}} - 1}{e^{\sqrt{I_F/A(W/L)I_s}} - 1} \right) \\
 &\approx \begin{cases} U_T \log A, & V_G < V_{T0} + \frac{V_S}{\kappa} \\ \left(1 - \frac{1}{\sqrt{A}}\right) (\kappa (V_G - V_{T0}) - V_S), & V_G > V_{T0} + \frac{V_S}{\kappa}. \end{cases}
 \end{aligned}$$


# Simple EKV MOS Transistor Model



## Low-Voltage Cascode Bias Circuit

- Assume  $M_1$  saturated,  $M_2$  either ohmic or saturated:

$$I_1 \approx I_{F1} \quad \text{and} \quad I_2 = I_{F2} - I_{R2}.$$




## Low-Voltage Cascode Bias Circuit

- Assume  $M_1$  saturated,  $M_2$  either ohmic or saturated:

$$I_1 \approx I_{F1} \quad \text{and} \quad I_2 = I_{F2} - I_{R2}.$$

- $V$  is source of  $M_1$  and drain of  $M_2$ , so we have

$$I_{F1} = m I_{R2} \quad \Rightarrow \quad I_{R2} = \frac{I_{F1}}{m} \approx \frac{I_1}{m}.$$



## Low-Voltage Cascode Bias Circuit

- Assume  $M_1$  saturated,  $M_2$  either ohmic or saturated:


$$I_1 \approx I_{F1} \quad \text{and} \quad I_2 = I_{F2} - I_{R2}.$$

- $V$  is source of  $M_1$  and drain of  $M_2$ , so we have

$$I_{F1} = m I_{R2} \quad \Rightarrow \quad I_{R2} = \frac{I_{F1}}{m} \approx \frac{I_1}{m}.$$

- Solving for  $I_{F2}/I_{R2}$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + \frac{I_2}{I_{R2}} = 1 + m \frac{I_2}{I_1} = 1 + m \left( 1 + \frac{I_b}{I_1} \right).$$




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .






## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .

- $M_2$  passes  $(1 + 1/n) I_b$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .

- $M_2$  passes  $(1 + 1/n) I_b$ .
- If  $m \gg 1$  and  $n \gg 1$ , we can make  $V \approx V_{DSsat}$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .

- $M_2$  passes  $(1 + 1/n) I_b$ .
- If  $m \gg 1$  and  $n \gg 1$ , we can make  $V \approx V_{DSsat}$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .

- $M_2$  passes  $(1 + 1/n) I_b$ .
- If  $m \gg 1$  and  $n \gg 1$ , we can make  $V \approx V_{DSsat}$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$

independent of  $I_b$ .

- $M_2$  passes  $(1 + 1/n) I_b$ .
- If  $m \gg 1$  and  $n \gg 1$ , we can make  $V \approx V_{DSsat}$ .
- We insert a diode-connected transistor to get  $V_{cn}$ .




## Low-Voltage Cascode Bias Circuit

- Setting  $I_1$  equal to  $I_b/n$ , we get

$$\frac{I_{F2}}{I_{R2}} = 1 + m \left( 1 + n \frac{I_b}{I_b} \right) = 1 + m (1 + n),$$



independent of  $I_b$ .

- $M_2$  passes  $(1 + 1/n) I_b$ .
- If  $m \gg 1$  and  $n \gg 1$ , we can make  $V \approx V_{DSsat}$ .
- We insert a diode-connected transistor to get  $V_{cn}$ .






# Experimental Drain Characteristics




# Experimental Drain Characteristics




# Layout Considerations for a Low-Voltage Cascode Current Mirror

- To get accurate ratios, we implement the  $n$ MOS of width  $m$  as a parallel connection of  $m$  unit transistors.




# Layout Considerations for a Low-Voltage Cascode Current Mirror

- To get accurate ratios, we implement the  $n$ MOS of width  $m$  as a parallel connection of  $m$  unit transistors.
- Similarly, we implement the  $p$ MOS of length  $n$  as a series connection of  $n$  unit transistors.




## Layout Considerations for a Low-Voltage Cascode Current Mirror

- To get accurate ratios, we implement the  $n$ MOS of width  $m$  as a parallel connection of  $m$  unit transistors.
- Similarly, we implement the  $p$ MOS of length  $n$  as a series connection of  $n$  unit transistors.
- If we choose  $m$  to be even, we can optimally share source/drain regions of the  $n$ MOS transistors in the bias circuit.




## Layout Considerations for a Low-Voltage Cascode Current Mirror


- To get accurate ratios, we implement the  $n$ MOS of width  $m$  as a parallel connection of  $m$  unit transistors.
- Similarly, we implement the  $p$ MOS of length  $n$  as a series connection of  $n$  unit transistors.
- If we choose  $m$  to be even, we can optimally share source/drain regions of the  $n$ MOS transistors in the bias circuit.
- If we choose  $n = m + 1$ , we have as many  $p$ MOS strips as  $n$ MOS strips.



# Layout-Driven Schematics




# Layout-Driven Schematics





# Layout-Driven Schematics



# Layout-Driven Schematics

