

Complementary **Metal-Oxide-Semiconductor** **Very Large-Scale Integrated Circuit Design**

Bradley A. Minch

Mixed Analog-Digital VLSI Circuits and Systems Lab
Cornell University
Ithaca, NY 14853-5401

minch@ece.cornell.edu

October 18, 2003


The logo consists of a solid red square with the word "CORNELL" written in white, serif, all-caps font centered within it.

CORNELL


Simplified Periodic Table of the Elements

I							VIII
H ¹ Hydrogen							He ² Helium
II	III	IV	V	VI	VII		
Li ³ Lithium	Be ⁴ Beryllium	B ⁵ Boron	C ⁶ Carbon	N ⁷ Nitrogen	O ⁸ Oxygen	F ⁹ Flourine	Ne ¹⁰ Neon
Na ¹¹ Sodium	Mg ¹² Magnesium	Al ¹³ Aluminum	Si ¹⁴ Silicon	P ¹⁵ Phosphorus	S ¹⁶ Sulfur	Cl ¹⁷ Chlorine	Ar ¹⁸ Argon
K ¹⁹ Potassium	Ca ²⁰ Calcium	Ga ³¹ Gallium	Ge ³² Germanium	As ³³ Arsenic	Se ³⁴ Selenium	Br ³⁵ Bromine	Kr ³⁶ Krypton
Rb ³⁷ Rubidium	Sr ³⁸ Strontium	In ⁴⁹ Indium	Sn ⁵⁰ Tin	Sb ⁵¹ Antimony	Te ⁵² Tellurium	I ⁵³ Iodine	Xe ⁵⁴ Xenon
Cs ⁵⁵ Cesium	Ba ⁵⁶ Barium	Tl ⁸¹ Thallium	Pb ⁸² Lead	Bi ⁸³ Bismuth	Po ⁸⁴ Polonium	At ⁸⁵ Astatine	Rn ⁸⁶ Radon


Schematic Representation of a Silicon Crystal




Electrons and Holes in the Silicon Crystal




Electrons and Holes in the Silicon Crystal



Silicon Crystal Doped with Donor Impurities




phosphorus atom
(*donor* for silicon)




doped silicon crystal: *n*-type

Silicon Crystal Doped with Donor Impurities




phosphorus atom
(*donor* for silicon)




doped silicon crystal: n-type


Silicon Crystal Doped with Acceptor Impurities




Silicon Crystal Doped with Acceptor Impurities




N-Channel Metal-Oxide-Semiconductor Transistor




N-Channel Metal-Oxide-Semiconductor Transistor




N-Channel Metal-Oxide-Semiconductor Transistor




N-Channel Metal-Oxide-Semiconductor Transistor




N-Channel Metal-Oxide-Semiconductor Transistor




N-Channel Metal-Oxide-Semiconductor Transistor



N-Channel Metal-Oxide-Semiconductor Transistor




CMOS Fabrication




Oxidize silicon surface and coat with photoresist

CMOS Fabrication




Pattern and selectively etch oxide layer

CMOS Fabrication




Ion implant for n -well regions

CMOS Fabrication




Anneal n -well implant and grow oxide

CMOS Fabrication




Remove all oxide, regrow thin oxide, and deposit nitride layer

CMOS Fabrication




Pattern and selectively etch oxide and nitride layers

CMOS Fabrication




Grow field oxide in areas without nitride

CMOS Fabrication




Remove nitride and thin oxide, grow gate oxide, and deposit poly

CMOS Fabrication




Pattern and selectively etch polysilicon

CMOS Fabrication




Conformally coat entire surface with photoresist

CMOS Fabrication




Remove photoresist to expose regions for n^+ implant

CMOS Fabrication




Ion implant for n^+ regions and remove all photoresist

CMOS Fabrication




Conformally coat entire surface with photoresist

CMOS Fabrication




Remove photoresist to expose regions for p^+ implant

CMOS Fabrication




Ion implant for p^+ regions and remove all photoresist

CMOS Fabrication




Deposit thick oxide layer over entire surface

CMOS Fabrication




Anneal and drive in both implants

CMOS Fabrication




Planarize surface by chemical-mechanical polishing

CMOS Fabrication




Open contact windows in the oxide

CMOS Fabrication




Fill contact holes with metal and deposit metal1

CMOS Fabrication




Pattern and selectively etch metal1

CMOS Fabrication




Deposit thick oxide layer over entire surface

CMOS Fabrication




Planarize surface by chemical-mechanical polishing

CMOS Fabrication




Open via windows in the oxide

CMOS Fabrication




Fill via holes with metal and deposit metal2

CMOS Fabrication




Pattern and selectively remove metal2

CMOS Fabrication




Deposit thick oxide layer over entire surface

MOS Transistor Circuit Symbols




*n*MOS transistor




*p*MOS transistor

MOS Transistor Switch Networks


If we represent a logical 0 by 0 V and a logical 1 by V_{DD} , then points X and Y are connected electrically if




$A \wedge B$



$A \vee B$





$\neg A \wedge \neg B$



$\neg A \vee \neg B$



Transistors connected in **series** implement a logical **AND** function while transistors connected in **parallel** implement a logical **OR** function!

Simple CMOS Logic Gates: **NOT** ($Z = \neg A$)





A	Z
0	1
1	0

Simple CMOS Logic Gates: **NOR** ($Z = \neg(A \vee B)$)



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

Simple CMOS Logic Gates: **NAND** ($Z = \neg(A \wedge B)$)



A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0