

# **Complementary Metal-Oxide-Semiconductor**

# **Very Large-Scale Integrated Circuit Design**

Bradley A. Minch

Mixed Analog-Digital VLSI Circuits and Systems Lab  
Cornell University  
Ithaca, NY 14853-5401

[minch@ece.cornell.edu](mailto:minch@ece.cornell.edu)

October 18, 2003

The Cornell University logo, which consists of a red square containing the word "CORNELL" in white, serif capital letters.



# Simplified Periodic Table of the Elements

I									VIII
H Hydrogen	II		III	IV	V	VI	VII	He Helium	
Li Lithium	Be Beryllium	B Boron	C Carbon	N Nitrogen	O Oxygen	F Flourine	Ne Neon		
Na Sodium	Mg Magnesium	Al Aluminum	Si Silicon	P Phosphorus	S Sulfur	Cl Chlorine	Ar Argon		
K Potassium	Ca Calcium	Ga Gallium	Ge Germanium	As Arsenic	Se Selenium	Br Bromine	Kr Krypton		
Rb Rubidium	Sr Strontium	In Indium	Sn Tin	Sb Antimony	Te Tellurium	I Iodine	Xe Xenon		
Cs Cesium	Ba Barium	Tl Thallium	Pb Lead	Bl Bismuth	Po Polonium	At Astatine	Rn Radon		



CORNELL





# Schematic Representation of a Silicon Crystal




# Electrons and Holes in the Silicon Crystal




# Electrons and Holes in the Silicon Crystal



# Silicon Crystal Doped with Donor Impurities





phosphorus atom  
(donor for silicon)



*doped* silicon crystal: *n*-type



# Silicon Crystal Doped with Donor Impurities




*doped silicon crystal: n-type*



# Silicon Crystal Doped with Acceptor Impurities

• B •  
 boron atom  
*(acceptor for silicon)*




*doped silicon crystal: p-type*



# Silicon Crystal Doped with Acceptor Impurities


• B •  
 boron atom  
*(acceptor for silicon)*




*doped silicon crystal: p-type*




# N-Channel Metal-Oxide-Semiconductor Transistor




# N-Channel Metal-Oxide-Semiconductor Transistor




# N-Channel Metal-Oxide-Semiconductor Transistor




# N-Channel Metal-Oxide-Semiconductor Transistor




# N-Channel Metal-Oxide-Semiconductor Transistor



# N-Channel Metal-Oxide-Semiconductor Transistor




# N-Channel Metal-Oxide-Semiconductor Transistor



CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Oxidize silicon surface and coat with photoresist

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Pattern and selectively etch oxide layer

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Ion implant for  $n$ -well regions

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Anneal  $n$ -well implant and grow oxide

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB


# CMOS Fabrication



Remove all oxide, regrow thin oxide, and deposit nitride layer

CORNELL

# CMOS Fabrication




Pattern and selectively etch oxide and nitride layers

CORNELL


**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Grow field oxide in areas without nitride

# CMOS Fabrication



Remove nitride and thin oxide, grow gate oxide, and deposit poly

# CMOS Fabrication




Pattern and selectively etch polysilicon

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Conformally coat entire surface with photoresist

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Remove photoresist to expose regions for  $n^+$  implant

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Ion implant for  $n^+$  regions and remove all photoresist

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Conformally coat entire surface with photoresist

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Remove photoresist to expose regions for  $p^+$  implant

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Ion implant for  $p^+$  regions and remove all photoresist

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Deposit thick oxide layer over entire surface

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Anneal and drive in both implants

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Planarize surface by chemical-mechanical polishing

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Open contact windows in the oxide

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Fill contact holes with metal and deposit metall1

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Pattern and selectively etch metall1

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Deposit thick oxide layer over entire surface

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Planarize surface by chemical-mechanical polishing

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Open via windows in the oxide

CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Fill via holes with metal and deposit metal2

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Pattern and selectively remove metal2

CORNELL

**MAD** VLSI  
CIRCUITS & SYSTEMS LAB

# CMOS Fabrication




Deposit thick oxide layer over entire surface


CORNELL

**MAD VLSI**  
CIRCUITS & SYSTEMS LAB

# MOS Transistor Circuit Symbols



*n*MOS transistor




*p*MOS transistor




# MOS Transistor Switch Networks


If we represent a logical 0 by 0 V and a logical 1 by  $V_{DD}$ , then points X and Y are connected electrically if




$$A \wedge B$$



$$A \vee B$$



$$\neg A \wedge \neg B$$




$$\neg A \vee \neg B$$



Transistors connected in **series** implement a logical **AND** function while transistors connected in **parallel** implement a logical **OR** function!



# Simple CMOS Logic Gates: NOT ( $Z = \neg A$ )





# Simple CMOS Logic Gates: NOR ( $Z = \neg(A \vee B)$ )



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0



# Simple CMOS Logic Gates: NAND ( $Z = \neg(A \wedge B)$ )



A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0

