

Mixed Analog–Asynchronous-Digital VLSI Circuit Design

Bradley A. Minch

Mixed Analog-Digital VLSI Circuits and Systems Lab
Franklin W. Olin College of Engineering
Needham, MA 02492–1200

bradley.minch@olin.edu

July 21, 2010



Mixed-Signal Extensions to CHP

Suppose we extend the underlying asynchronous hardware model to include

- matched explicit capacitors on certain nodes
- matched current sources/sinks that can be switched on and off
- comparators that can detect when one voltage exceeds another

What sort of **MAADness** might ensue?


A Notional Algorithmic ADC: Algorithm

```


*[[ S?; Vin?Vred; i := 0
  * [ i < N →
    [ i%2 = 0 →
      [ Vred ≥ Vref → B!1; Vblue := 2 * (Vred - Vref)
        || Vred < Vref → B!0; Vblue := 2 * Vred
      ]; Vred := 0
    || i%2 = 1 →
      [ Vblue ≥ Vref → B!1; Vred := 2 * (Vblue - Vref)
        || Vblue < Vref → B!0; Vred := 2 * Vblue
      ]; Vblue := 0
    ]; i := i + 1
  ]
]]

```


A Notional Algorithmic ADC: Timing




A Notional Algorithmic ADC: Timing



A Notional Algorithmic ADC: Timing



A Notional Algorithmic ADC: Timing



A Notional Algorithmic ADC: Timing

