

# Low-Voltage Wilson Current Mirrors in CMOS

Bradley A. Minch

Mixed Analog-Digital VLSI Circuits and Systems Lab  
Franklin W. Olin College of Engineering  
Needham, MA 02492–1200

[bradley.minch@olin.edu](mailto:bradley.minch@olin.edu)

May 29, 2007



## Simple EKV MOS Transistor Model

We model the channel current of an  $n$ MOS transistor as the difference between a **forward current** and a **reverse current**,

$$I = I_F - I_R,$$

whose values are given by

$$I_{F(R)} = I_s \log^2 \left( 1 + e^{(\kappa(V_G - V_{T0}) - V_{S(D)})/2U_T} \right),$$

where


$$U_T = \frac{kT}{q}, \quad I_s = \frac{W}{L} \cdot \frac{2\mu C_{ox} U_T^2}{\kappa}, \quad \text{and} \quad \kappa = \frac{C_{ox}}{C_{ox} + C_{dep}}.$$

Note that  $\kappa = 1/n$  and that  $I_s$  is approximately twice the saturation current at threshold. This simple model covers all regions of normal MOS transistor operation and is both continuous and smooth.

## Simple EKV MOS Transistor Model

The expressions for  $I_F$  and  $I_R$  reduce asymptotically to an exponential form in weak inversion and a quadratic form in strong inversion, given by

$$I_{F(R)} \approx \begin{cases} I_s e^{(\kappa(V_G - V_{T0}) - V_{S(D)})/U_T}, & V_G < V_{T0} + \frac{V_{S(D)}}{\kappa} \\ \frac{W}{L} \cdot \frac{\mu C_{ox}}{2\kappa} (\kappa(V_G - V_{T0}) - V_{S(D)})^2, & V_G > V_{T0} + \frac{V_{S(D)}}{\kappa}. \end{cases}$$




## The Onset of Saturation

Note that  $I_F$  depends only on  $V_G$  and  $V_S$  and that  $I_R$  depends only on  $V_G$  and  $V_D$ . If  $I_F \gg I_R$ , then  $I \approx I_F$  and is nearly independent of  $V_D$ , which corresponds qualitatively to the **saturation** region of operation, so  $I_{\text{sat}} \approx I_F$ . We can define the onset of saturation operationally in terms of an arbitrary parameter,  $A \gg 1$ : We say that an MOS transistor is saturated if  $I_F/I_R \geq A$ . Using this notion, we can find an expression for  $V_{\text{DSsat}}$ , given by

$$V_{\text{DSsat}} = 2U_T \log \frac{e\sqrt{I_{\text{sat}}/I_s} - 1}{e\sqrt{I_{\text{sat}}/AI_s} - 1}$$

$$\approx \begin{cases} U_T \log A, & I_{\text{sat}} \ll I_s \\ 2U_T \left(1 - \frac{1}{\sqrt{A}}\right) \sqrt{\frac{I_{\text{sat}}}{I_s}}, & I_{\text{sat}} \gg I_s. \end{cases}$$




## The Diode-Connected MOS Transistor

If we short the drain and gate of an MOS transistor, it acts qualitatively as a diode, allowing current to flow only in one direction. For all current levels of practical interest, the diode-connected MOS transistor operates in saturation. We can find an expression for the voltage across a diode-connected  $n$ MOS transistor as

$$V_{\text{diode}} = V_{T0} + \frac{1 - \kappa}{\kappa} \cdot V_S + \frac{2U_T}{\kappa} \cdot \log \left( e\sqrt{I_{\text{sat}}/I_S} - 1 \right)$$

$$\approx \begin{cases} V_{T0} + \frac{1 - \kappa}{\kappa} \cdot V_S + \frac{U_T}{\kappa} \log \frac{I_{\text{sat}}}{I_S}, & I_{\text{sat}} \ll I_S \\ V_{T0} + \frac{1 - \kappa}{\kappa} \cdot V_S + \frac{2U_T}{\kappa} \sqrt{\frac{I_{\text{sat}}}{I_S}}, & I_{\text{sat}} \gg I_S. \end{cases}$$




## A Low-Input-Voltage Simple Current Mirror

Shown to the right is an analog of the simple current mirror that operates with a low input voltage. For the bottom transistor in the input branch, we can show that

$$\frac{I_F}{I_R} = 2 + \frac{I_{in}}{I_b}$$

regardless of the current levels represented by  $I_{in}$  and  $I_b$ . If  $I_{in} \gg I_b$ , then  $I_F/I_R \gg 1$  and the input voltage is nearly  $V_{DSsat}$  at the  $I_{in}$  current level.


If  $V_{out} > V_{DSsat}$ , we can show that  $I_{out}$  is equal to  $I_{in} + 2I_b$ . If  $I_{in} \gg I_b$ , then  $I_{out} \approx I_{in}$ , and the circuit functions as a simple mirror. If  $I_{in} \approx I_b$ , there is a systematic error of  $2I_b$ , which we can easily compensate as shown.




## Wilson Current Mirrors in CMOS

In 1967, George Wilson and Barrie Gilbert entered into a friendly competition to see who could devise the best current mirror with only three transistors. Wilson won and his mirror, in its bipolar form, has been a first choice among designers whose applications necessitate good immunity to finite  $\beta_F$  and a high  $R_{out}$ . At the time, Gilbert suggested adding a diode-connected transistor in the input branch to reduce a systematic gain error due to the Early effect, whence the **super-Wilson mirror**.

However, neither is suitable for use in CMOS on a low supply voltage, because each requires an input voltage of more than  $2V_{diode} + V_{DSsat}$  and an output compliance voltage of  $V_{diode} + V_{DSsat}$ .




Wilson




Super-Wilson


# Low-Voltage Wilson Current Mirrors in CMOS



High-Swing Wilson



High-Swing Super-Wilson





Low-Voltage Super-Wilson



Shown above are low-voltage, high-swing analogs of the Wilson and super-Wilson mirrors. Each operates at all current levels with an output compliance voltage of  $2V_{DSsat}$  and a minimum supply voltage of  $V_{diode} + 2V_{DSsat}$ . The two on the left operate with an input voltage of  $V_{diode} + V_{DSsat}$  while the third operates with an input voltage of  $V_{DSsat}$ .



# Measured Output Characteristics in Moderate and in Strong Inversion



# Measured Output Compliance and Input Voltage versus Input Current



## Summary

We have presented three low-voltage CMOS analogs of the Wilson current mirror that each

- can operate well at any level of inversion,
- can operate on a low supply voltage of only  $V_{\text{diode}} + 2V_{\text{DSsat}}$ ,
- has a similar incremental  $R_{\text{out}}$  to a cascode mirror,
- and has an output compliance voltage of  $2V_{\text{DSsat}}$ , permitting a wide output swing.

Two of these new mirrors operate with a nominal input voltage of  $V_{\text{diode}} + V_{\text{DSsat}}$  while the third operates with a low input voltage of  $V_{\text{DSsat}}$ . We provided DC measurements from versions of these mirrors that were fabricated in a 0.5- $\mu\text{m}$  CMOS process through MOSIS along with a comparison with CMOS implementations of the conventional Wilson and super-Wilson mirrors.